

Design and Verification of AHB Lite to CAN Bus Bridge

Naga Subrahmanyam Tirumala¹

¹Student, Department of VLSI Engineering, The Veda Educational Society, MRP Towers, Vidyanagar 1st Line, Guntur, Andhra Pradesh, India.
Subbu99gate@gmail.com

Abstract:

Sophisticated Automotive vehicles have brought a new challenge of obtaining data from sensors, process them and control various sub systems of the vehicle. All the sensors are connected to can bus which has decreased pin count and wiring harness, and communicate with the processor through AHB-Lite. This can be achieved through a CAN to AHB-Lite Bridge. This Bridge builds the communication path between sensors and the processor.

Keywords – CAN – Controlled Area Network, AHB – Advanced High Performance Bus, SoC – System On Chip, ASIC – Application Specific Integrated Circuit.

I. INTRODUCTION

This project aims to build a CAN bus to AHB bus interface module. This is an essential part in the electronics of any car. It facilitates communication between the sensors and the microprocessor and the transfer of commands from the microprocessor to the engine modules.

Essentially, this is a way for an SoC design to converse with different electronics. This interface module makes communications between different standards easier and allows the microprocessor to be implemented in more designs. There are not many processors that are capable of connecting to a CAN bus.

This project will make the connection between an SoC and CAN protocol possible. This design is ideally suited for ASIC implementations, because this module is only required to perform one task, translation between an AHB bus and a CAN bus interface. There is no need to reprogram this for any other purposes so there is no reason to use a non-ASIC design. Another major factor that justifies the design of this ASIC module is cost effectiveness.

Since ASIC circuits only need to perform one action, they tend to require less components which makes them cheaper. Also, less components means less surface area which is another advantage of using ASIC. The final and perhaps the most important advantage is speed.

This process needs to be as fast as possible to reduce the amount time it takes for the sensor inputs to be interpreted by the microprocessor and for the modules to receive the commands of the microprocessor. Using an ASIC will best satisfy these requirements.

II. DESIGN ARCHITECTURE

The design will consist of two modules, one each for the AHB Lite interface and one for the CAN bus interface. These modules are used to connect the design's internal data and status locations with the external SoC environment of the processor as well as the external sensors connected to the CAN bus module.

The intended architecture for an AHB bus Slave interface to a CAN bus interface and also shows the intended architecture for a CAN bus interface to an AHB bus Slave interface. Each bus will have a

value storage module, one to house the commands coming in from the AHB bus and another to store the sensor input data coming in from the CAN bus. They will both be implemented using a stream register design.




Fig.1 Architecture Diagram for AHB Lite to CAN bus interface module

The main functioning of the module will be split up into two control units, with each one handling the transfer of data in one direction. This will allow for simultaneous transfer of data between both the bus modules thus increasing the efficiency of the design. These two control units, namely the Processor-to-Sensor and the Sensor-to-Processor control unit will be implemented using Finite State Machines (FSMs) with included flags to check for the progression of data between the two buses. Status signals are sent between the two buses to acknowledge the completion of a certain byte transfer and to signal a new transfer from the storage modules. Furthermore, these storage modules will have priority bits assigned to each data byte stored in order to promptly complete time

sensitive tasks. thus increasing the efficiency of the design. These two control units, namely the Processor-to-Sensor and the Sensor-to-Processor control unit will be implemented using Finite State Machines (FSMs) with included flags to check for the progression of data between the two buses. Status signals are sent between the two buses to acknowledge the completion of a certain byte transfer and to signal a new transfer from the storage modules. Furthermore, these storage modules will have priority bits assigned to each data byte stored in order to promptly complete time sensitive tasks.

This cycle show first how data gets saved into the command fifo and send out the CAN Module, second how data gets received through the CAN module and send to the sensor fifo and third how the AHB master picks up the data in the sensor fifo. The variable CAN Module show what type of transmission the CAN bus is currently in. At the beginning, we can see how the master makes writing request by keeping the HWRITE high and raising the HSEL. This makes the command fifo read the data from the slave.

Then after some time, the CAN Module sends the read command to the fifo. Later on in the write cycle, the tx register shifts out the data read by the can module. If this data is a read request. Then the CAN module goes into Read mode. During this stage the CAN module receives the data via the rx line. Then if the data is correct it will assert the write enable for the sensor fifo and give it this data. After this, the master asserts HSEL again, but this time it lowers the HWRITE signal. This signals that it will dequeue the value in the sensor fifo with a read enable fifo and the HWDATA will take the value previously in the fifo. It is important to know that CAN keeps running a writing cycle during this.

III. DESIGN VERIFICATION

This project was a success. We were capable of achieving all of our design specific success criteria for both mapped version and source version of the

it is ready

7. Main control Unit sends read enable signal
8. Check if the output of the FIFO is correct
9. Repeat steps 6 to 8 until FIFO is empty
10. Repeat the entire process until correct operation is guaranteed.

The correct enqueueing and dequeuing of values from the command fifo was first tested on its own. By creating a separate testbench we assured that the fifo was working as expected. This meant that the pointers inside the fifo were increasing and decreasing correctly, the fifo full and fifo empty flags were both asserted at the right time and most importantly the data read and the data written were correct. After that we tested it in along the entire design. By having our master send commands whenever it wanted the fifo would have to enqueue the values given to it. This was covered during the writing phase of the protocol. Since the CAN bus is slow, the fifo can get full rather quickly, so had to ensure that the HREADY flag was being de-asserted when the fifo was full. The next part of the test included using the CAN bus.

Our read enable signal comes out of the can bus when it wins arbitration. This part of the test had to deal with the fifo empty. In case the fifo were empty, the can bus should not attempt to read data from it. Finally, by using both the waveforms generated and the \$display() function in our test bench we were able to determine that the data was correct.

This was very helpful while testing the mapped version of the code, since we could compare the correct results of the source version to the outputs of the mapped version. This method was successful and the mapped version behaved as expected.




Fig. 3 Data being enqueued in the command

In this image we can see how after the the AHB master makes several writing requests by asserting HSEL and HWRITE from the AHB master, which leads to the write_command signal being asserted. When this signal is asserted, the fifo stores the data in the write_data port, adds 1 to the write pointer and initializes the new value that the write pointer is pointing to. During this test the first read_command also enters the fifo, which leads to the fifo queueing the first value enqueued, lowers the write pointer and re-asserts the signal fifo_empty.



Fig. 4 Data being dequeued from the command FIFO

This image shows two cycles where the can bus wins arbitration and as a result it sends a read command to the command fifo. This read signal causes the read_pointer to move and point to a different value. We can see that the pointer starts of

as being 0. On the first read command it increases to 1 and the read_data value changes to be the value in the address 1. The values don't get reset until a the AHB master attempts to write a new command on it. We can see the same behaviour on the second write command, where the read_data value changes alongside the read_pointer. In this waveform we can also see the win signal asserted by the can module, which goes along the read read enable signal for the fifo.

Correct queuing and dequeuing of data in the Sensor FIFO

Main Verification Test Steps:

1. Start with an empty FIFO
2. Check status of the simulated CAN Bus Module to determine when the control module must assert write enable.
3. Send multiple 16 bit data strings from the CAN Bus Module.
4. Check if the FIFO is storing them in the correct order.
5. Repeat steps 1 to 4 until the fifo is full.
6. Wait for the simulated AHB Bus to say that it is ready to receive data
7. Main control Unit sends read enable signal
8. Check if the output of the FIFO is correct
9. Repeat steps 6 to 8 until FIFO is empty
10. Repeat the entire process until correct operation is guaranteed.

The initial stages for this test were very similar to the previous test. We started off by assuring correct functionality of the fifo. Then we tested the sensor fifo inside of the top level design. For this to work we had to assure that the command fifo, control module and CAN bus module were all working as intended. The tests started off by sending the can bus many read requests, this led to it attempting to write data on the command fifo. This signal is asserted when the crc value received by the can. It is the inverse of the ACK bit. After assuring that the values sent by the CAN were being correctly enqueued and following the restrictions regarding the fifo full. We had to tell the sensor fifo to now

dequeue those values. We accomplished this by sending reading requests to the AHB slave. We also had to make sure that the requests did not come through when the fifo was empty. After each request we would check if the values enqueued were coming out in the order of first in first out. We did this by checking at the waveforms and the outputs of the \$display function in our test bench. Using the waveforms we were able to determine that the outputs from the \$display functions were correct. This was very helpful while testing the mapped version of the code, since we could compare the correct results of the source version to the outputs of the mapped version. This method was successful and the mapped version behaved as expected.




Fig. 5 Data being enqueued in the sensor FIFO

This FIFO works just like the one previously discussed. The main difference between them is the context of their operation. The sensor fifo relies on a fully correct can protocol. The write command in this image is asserted during the EOF stage of the CAN bus protocol, but the value gets determined by the ACK value. If the can bus acks, then the write enable will go high. Just like with the previous fifo, the write pointer goes up and the value gets stored.

